

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/633,004	07/31/2003	Inderjit Singh	NVIDP234/P000825	8949
28875 7	590 10/18/2005		EXAM	INER
Zilka-Kotab, PC P.O. BOX 721120			VU, HUNG K	
SAN JOSE, CA 95172-1120			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 10/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			ΞV
	Application No.	Applicant(s)	
•	10/633,004	SINGH ET AL.	
Office Action Summary	Examiner	Art Unit	
	Hung Vu	2811	
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet	with the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 136(a). In no event, however, may will apply and will expire SIX (6) MG e, cause the application to become	IICATION. a reply be timely filed DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 15 S	Sentember 2005		
•	s action is non-final.		
3) Since this application is in condition for alloware closed in accordance with the practice under	ance except for formal ma		
Disposition of Claims			
4) ☑ Claim(s) 1-18,20,21,27,29 and 30 is/are pend 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☑ Claim(s) 1-18,20,21,27,29 and 30 is/are reject 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	ted		
Application Papers		·	
9) The specification is objected to by the Examine	er.		
10) The drawing(s) filed on is/are: a) acc	cepted or b) objected to	by the Examiner.	
Applicant may not request that any objection to the	drawing(s) be held in abey	ance. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correct			
11) The oath or declaration is objected to by the E	xaminer. Note the attach	ed Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list 	ts have been received. ts have been received in prity documents have been tu (PCT Rule 17.2(a)).	Application No n received in this National Stage	
Attachment(s)	A) [] Inter-item	s Summans (BTO 412)	
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	Paper No	r Summary (PTO-413) p(s)/Mail Date Informal Patent Application (PTO-152)	

Art Unit: 2811

DETAILED ACTION

Request for Continued Examination

1. A request for continued examination (RCE) under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicants 'submission filed on 09/15/05 has been entered. An action on the RCE follows.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3 – 18, 20, 27, 29 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki et al. (PN 6,707,156, of record) in view of Tanaka (PN 6,100,589, of record).

Suzuki et al. discloses, as shown in Figure 1, an integrated circuit, comprising:

an active circuit (13);

a metal layer (M1L-M10L) disposed, at least partially, above the active circuit;

a bond pad (M11L) disposed, at least partially, above the metal layer;

Art Unit: 2811

wherein the metal layer is disposed, at least partially, directly above the active circuit;

wherein the metal layer ensures that bonds are capable of being placed over the active

circuit without damage thereto during a bonding process.

Suzuki et al. does not disclose the metal layer defines a mesh. However, Tanaka discloses an

integrated circuit comprising a metal layer defined a mesh. Note Figures 1-12 of Tanaka.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention

was made to form the integrated circuit of Suzuki et al. having the metal layer defined a mesh,

such as taught by Tanaka in order to further improve the mechanical strength and to further

enhance the effects for suppressing crack formation in the insulation interlayer.

Regarding claim 3, Suzuki et al. and Tanaka disclose the active circuit includes a plurality of

transistors.

Regarding claim 4, Suzuki et al. and Tanaka disclose the metal layer includes an interconnect

metal layer.

Regarding claim 5, Suzuki et al. and Tanaka disclose the interconnect metal layer interconnects

the bond pad with a plurality of underlying metal layers.

Regarding claim 6, Suzuki et al. and Tanaka disclose each of the underlying metal layers is in

electrical communication by way of a plurality of vias (110a-c and 120a-c).

Page 4

Art Unit: 2811

Regarding claim 7, Suzuki et al. and Tanaka disclose the metal layer includes a plurality of openings (130a-i, 133a-i).

Regarding claim 8, it is inherent that the openings of Suzuki et al. and Tanaka are adapted for facilitating an interlock between the metal layer and an inter-metal dielectric layer disposed between the metal layer and the bond pad.

Regarding claim 9, Suzuki et al. and Tanaka disclose the inter-metal dielectric layer is constructed from a material selected from the group consisting of a low-K dielectric material [Col. 6, lines 35-44].

Regarding claim 10, Suzuki et al. and Tanaka disclose the openings are completely enclosed around a periphery thereof.

Regarding claim 11, Suzuki et al. and Tanaka disclose the openings have a substantially square configuration.

Regarding claim 12, Suzuki et al. and Tanaka disclose the openings define a plurality of substantially linear first portions and a plurality of substantially linear second portions which intersect.

Regarding claim 13, Suzuki et al. and Tanaka disclose the openings define a matrix of openings.

Art Unit: 2811

Regarding claim 14, Suzuki et al. and Tanaka disclose a plurality of interconnect vias are formed in rows along the first portions

Regarding claim 15, Suzuki et al. and Tanaka disclose the interconnect vias are spaced along a length of the first portions.

Regarding claim 16, Suzuki et al. and Tanaka disclose the interconnect vias include one single row for each of the first portions.

Regarding claim 17, Suzuki et al. and Tanaka disclose the interconnect vias include at least two spaced rows for each of the first portions.

Regarding claim 18, Suzuki et al. and Tanaka disclose a width of the fist portions is enlarged to accommodate the at least two spaced rows for each of the first portions.

Regarding claim 20, Suzuki et al. discloses, as shown in Figure 1, an integrated circuit, comprising:

an active circuit means (13) for processing electrical signals;

a metal layer (M1L-M10L) disposed, at least partially, above the active circuit means and including a metal layer means for preventing damage incurred during a bonding process;

a bond pad (M11L) disposed, at least partially, above the metal layer;

Art Unit: 2811

wherein the metal layer is disposed, at least partially, directly above the active circuit means;

wherein the metal layer ensures that bonds are capable of being placed over the active

circuit means without damage thereto during a bonding process.

Suzuki et al. does not disclose the metal layer defines a mesh. However, Tanaka discloses an integrated circuit comprising a metal layer (200) defined a mesh. Note Figures 1-12 of Tanaka.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the integrated circuit of Suzuki et al. having the metal layer defined a mesh, such as taught by Tanaka in order to further improve the mechanical strength and to further enhance the effects for suppressing crack formation in the insulation interlayer.

Regarding claim 27, Suzuki et al. and Tanaka disclose the metal layer is disposed, at least partially, above the active circuit along a vertical axis.

Regarding claim 29, Suzuki et al. and Tanaka disclose the inter-metal dielectric layer is constructed from a low-K dielectric material (polyimide and FSG). Note Figure 1, Col. 1, lines 39-51 and Col. 7, lines 26-38 of Suzuki et al..

Regarding claim 30, Suzuki et al. and Tanaka disclose the inter-metal dielectric layer is fluorinated silica glass (FSG) material. Note Figure 1, Col. 1, lines 39-51 and Col. 7, lines 26-38 of Suzuki et al..

Application/Control Number: 10/633,004 Page 7

Art Unit: 2811

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Suzuki et al. (PN 6,707,156, of record) in view of Tanaka (PN 6,100,589, of record) and further in view of Applicants' Admitted Prior Art of Figures 1-2.

Suzuki et al. and Tanaka disclose the claimed invention including the integrated circuit as explained in the rejection above. Suzuki et al. and Tanaka does not disclose the active circuit including an input/output bus and a plurality of vertically spaced underlying metal layers, at least partially, under the active circuit. However, Applicants' Admitted Prior Art of Figures 1-2 disclose an active circuit including an input/output bus and a plurality of vertically spaced underlying metal layers (M1-M4), at least partially, under the active circuit. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the device of Suzuki et al. and Tanaka having the active circuit including an input/output bus and a plurality of vertically spaced underlying metal layers, at least partially, under the active circuit, such as taught by Applicants' Admitted Prior Art of Figures 1-2 in order to provide the interconnects between the device and the external connection, and to integrate the multi-layer interconnect structures to perform a plurality of functions.

Art Unit: 2811

Response to Arguments

Page 8

4. Applicant's arguments with respect to claims 1, 20 and 21 have been considered but are

moot in view of the new ground(s) of rejection.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Hung K. Vu whose telephone number is (571) 272-1666. The

examiner can normally be reached on Tuesday-Friday 6:00-4:30, Eastern Time.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's acting

supervisor, Steven Loke can be reached on (571) 272-1657. The Central Fax Number for the

organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vu

October 14, 2005

Hung Vu

Hung Che

Primary Examiner